Project Description

Reduces / Removes concurrent assignment statements from a verilog design without changing the design functionality.

(This Description is auto-translated) Try to translate to Japanese Show Original Description

Download

Review
Your rating
Review this project