edautils
Mirror server info
Download of designplayer-03FEB2012-win32.win32.x86.zip (365,325,100 bytes/MD5: d559da0ecde1bdea6571ac6bb4359337) should begin shortly. If not so, try to click designplayer-03FEB2012-win32.win32.x86.zip. Project DescriptionCaontains following packages in this area so that users can download all of them from this place. Available packages are for the following solutions. IP-XACT SoC Integration Verilog Flattener / Hierarchy creation and removal Verilog2VHDL converter VHDL Parser Verilog Parser VHDL Testbench Generator Verilog Testbench Generator Verilog Assignment Removal And all the tools listed in the site http://www.edautils.comSearch KeywordsNo Data |