Project Description

Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.

(This Description is auto-translated) Try to translate to Japanese Show Original Description

Download

mac Mac covered-0.7.10.tar.gz (Date: 2010-12-02, Size: 3.0 MB)
linux Linux covered-0.7.10.tar.gz (Date: 2010-12-02, Size: 3.0 MB)
bsd BSD covered-0.7.10.tar.gz (Date: 2010-12-02, Size: 3.0 MB)
solaris Solaris covered-0.7.10.tar.gz (Date: 2010-12-02, Size: 3.0 MB)

Review
Your rating
Review this project